Job Description
Innovative AI/IP company complex SoCs and Multi-Chiplet systems – Share options, bonus and base salary – Innovative work
n
A US-based start-up has recently expanded into the UK and is building a cutting-edge hardware team comprising of ASIC Designers, Verification Engineers, and Architects. With a proven and successful leadership team, this company offers a unique opportunity to be part of the AI revolution from the ground up.
n
With now a core group of talented Engineers in the UK, I am seeking Verification Engineers with 5+ years experience to join.
n
As AI and computing rapidly evolve, there is an increasing demand for sophisticated platforms that integrate a wide range of processors—including CPUs, GPUs, and neural accelerators and this is where you come in!
n
You will be joining a Fabric IP company as a Design Verification Engineer, contributing your strong background in developing testbenches and writing test sequences for complex IPs. In this role, you will play a pivotal part in shaping the company’s technology portfolio- bringing both technical expertise and creative problem-solving to innovative hardware solutions.
nResponsibilities:n
- n
- Create test plans for highly configurable IPs meant to provide interconnectivity between components across an SoC, chiplet, or multi-chiplet systems
- Write UVM/SystemVerilog code to implement the test plan, checkers, and scoreboards
- Collaborate with software teams to define and implement configurable testbenches
- Work with design teams test plans, failure debug, coverage, etc
n
n
n
n
nQualifications and preferred skillsn
- n
- BS, MS in Electrical Engineering, Computer Engineering or Computer Science
- 5+ years and current hands-on experience in block-level/IP-level/SoC-level verification
- Proficiency in Verilog, SystemVerilog
- Familiarity with industry-standard EDA tools for simulation and debug
- Deep experience with UVM-based testbenches
- Experience with modern programming languages like Python
- Knowledge of Arm AMBA protocols such as AXI, APB, and AHB
- Understanding of Arm CHI protocol is a plus
- Experience on working with IP's for caches, cache coherency, memory subsystems, interconnects, and NoCs is a plus
- Experience with formal verification techniques, emulation platforms is a plus
n
n
n
n
n
n
n
n
n
n
n
On offer is a competitive base salary dependent on experience, along with share options and a performance-based bonus scheme
n
This is a rare opportunity to join the company as one of the first engineers in the UK—and among a select few globally—helping to shape and build a world-class hardware team from the ground up
n
To be considered for this role, you must already be living and working in the United Kingdom and happy to work onsite in either Bristol or Cambridge.
n#J-18808-Ljbffr
…