Principal Analog Layout Engineer

{ “@context”: “http://schema.org”, “@type”: “JobPosting”, “title”: “Principal Analog Layout Engineer”, “description”: “

Principal Analog Layout Engineer- Minimum 5 years experience but ideally >8+ years Experience- experience in 65nm and below(ideally 22nm and below)- understanding of layout for critical timing (PLL, DLL, clock distribution)- understanding of matching techniques for timing circuits and current cells- chip finishing experience a bonus- experience of Cadence PVS/QRC/Pegasus

Senior Analog & AMS Recruitment Specialist

#J-18808-Ljbffr”, “datePosted”: “2026-04-11”, “hiringOrganization”: { “@type”: “Organization”, “name”: “Chipright”, “sameAs”: “https://uk.whatjobs.com/pub_api__cpl__402717807__4861?utm_campaign=publisher&utm_medium=api&utm_source=4861” }, “jobLocation”: { “@type”: “Place”, “address”: { “@type”: “PostalAddress”, “addressLocality”: “” } } }