Senior FPGA Engineer

{ “@context”: “http://schema.org”, “@type”: “JobPosting”, “title”: “Senior FPGA Engineer”, “description”: “

My client is an innovative technology company developing advanced networking solutions for high-performance computing environments. Their work focuses on improving system performance and efficiency at scale.

They’re looking for an experienced FPGA Engineer to develop high-speed interfaces between compute platforms and next-generation networking systems, taking designs from prototype through to production.

Responsibilities

  • Define microarchitecture with cross-functional teams
  • RTL design, synthesis, and timing closure
  • Verification planning and simulation (SystemVerilog)
  • Develop and validate FPGA lab platforms

Requirements

  • Experience with PCIe, RDMA, CXL, NVLink or similar
  • Experience with FPGA tools (Vivado, Quartus, Vitis)
  • Embedded systems and host interface experience

Bonus Skills

  • Experience with advanced FPGA platforms (Versal, Agilex)
  • Exposure to HPC or data centre systems

#J-18808-Ljbffr”, “datePosted”: “2026-05-19”, “hiringOrganization”: { “@type”: “Organization”, “name”: “Platform Recruitment”, “sameAs”: “https://uk.whatjobs.com/pub_api__cpl__435985156__4861?utm_campaign=publisher&utm_medium=api&utm_source=4861&geoID=33” }, “jobLocation”: { “@type”: “Place”, “address”: { “@type”: “PostalAddress”, “addressLocality”: “London” } } }
Company: Platform Recruitment
Apply for the Senior FPGA Engineer
Location: London
Job Description:

My client is an innovative technology company developing advanced networking solutions for high-performance computing environments. Their work focuses on improving system performance and efficiency at scale.

They’re looking for an experienced FPGA Engineer to develop high-speed interfaces between compute platforms and next-generation networking systems, taking designs from prototype through to production.

Responsibilities

  • Define microarchitecture with cross-functional teams
  • RTL design, synthesis, and timing closure
  • Verification planning and simulation (SystemVerilog)
  • Develop and validate FPGA lab platforms

Requirements

  • Experience with PCIe, RDMA, CXL, NVLink or similar
  • Experience with FPGA tools (Vivado, Quartus, Vitis)
  • Embedded systems and host interface experience

Bonus Skills

  • Experience with advanced FPGA platforms (Versal, Agilex)
  • Exposure to HPC or data centre systems

#J-18808-Ljbffr…

Posted: May 19th, 2026