Senior Verification Engineer – SoC/Chiplet Interconnects
Bayasystems
CambridgeA semiconductor solutions provider in the UK is seeking a Design Verification Engineer to create test plans for configurable IPs and build testbenches using UVM/SystemVerilog. The ideal candidate will have over 8 years of hands-on experience in verif...Read More>>.
