Senior CPU RTL Engineer (RISC‑V, Chisel)

{ “@context”: “http://schema.org”, “@type”: “JobPosting”, “title”: “Senior CPU RTL Engineer (RISC‑V, Chisel)”, “description”: “A technology company specializing in CPU design is seeking a Senior RTL Design Engineer in Cambridge. You will be responsible for architecting and implementing features in RISC-V CPU core generators. The ideal candidate has 3+ years of design experience and a strong background in hardware design with Verilog/System Verilog or VHDL. Excellent collaboration skills and attention to detail are essential, and experience with tools like Git, Jira, and Confluence is preferred.#J-18808-Ljbffr”, “datePosted”: “2026-04-17”, “hiringOrganization”: { “@type”: “Organization”, “name”: “SiFive, Inc.”, “sameAs”: “https://uk.whatjobs.com/pub_api__cpl__407006706__4861?utm_campaign=publisher&utm_medium=api&utm_source=4861” }, “jobLocation”: { “@type”: “Place”, “address”: { “@type”: “PostalAddress”, “addressLocality”: “” } } }