Senior RTL Design Engineer - CPU
SiFive UK Ltd.
CambridgeResponsibilitiesArchitect, design and implement new features, performance improvements, and ISA extensions in RISC-V CPU core generators using Chisel.Integrate new design content into SiFive's Chisel/FIRRTL framework and...Read More>>.
